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Abstract — A compact CMOS vision sensor for the detection of higher level image features,
such as corners, junctions (T-, X-, Y-type) and linestops, is presented. The on-chip detection of
these features significantly reduces the data amount and hence facilitates the subsequent
processing of pattern recognition. The sensor performs a series of template matching operations
in an analog/digital mixed mode for various kinds of image filtering operations including
thinning, orientation decomposition, error correction, set operations, and others. The analog
operations are done in the current domain. A design procedure, based on the formulation of the
transistor mismatch, is applied to fulfill both accuracy and speed requirements. The architecture
resembles a CNN-UM that can be programmed by a 30-bit word. The results of an experimental
16x16 pixel chip demonstrate that the sensor is able to detect features at high speed due to the
pixel-parallel operation. Over 270 individual processing operations are performed in about 54
µsec.
Index terms—feature detection, vision sensor, smart sensor, computational sensor, template-
matching, transistor mismatch
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1 Introduction
The conventional approach for pattern recognition, consisting of image capture and
subsequent analysis by a host CPU, has two time consuming steps: the time required for image
transfer and the time required for analysis. The former is determined by the video rate (1/33
msec) while the latter is determined by the amount of data and the algorithm employed. These
two steps make it difficult for the conventional approach to be used for real-time pattern
recognition such as high-speed product inspection on an assembly line, character recognition,
autonomous navigation, and so on. The time-consuming steps originate from the inherent
separation between image capture and image analysis.
The above observations have motivated new type of image sensors that incorporate a
processing element at each pixel. The on-chip processing element extracts relevant information
for subsequent pattern recognition, resulting in a reduced amount of data. Implementations have
been done in both analog and digital domains using CMOS technology. The analog approach
performs computation by exploiting the analog interaction between pixels [1][2][3][4]. No
external clock is required for computation. The detected features have been primarily edges and
orientations, which are relatively low level features corresponding to those detected at the early
stages in the pathway of the visual system. A chip that has more general image processing
capability has been also proposed [5].
On the other hand, the digital implementation provides programming flexibility
[6][7][8]. The sensor operates in an iterative fashion by updating the memory content based on a
specified program. In Ref [8], Ishikawa has presented a sensor in which pixels have both
compactness and programmability by the incorporation of an ALU (algorithmic logical unit) at
each pixel. This approach, however, has limitations for image processing that is based on
neighborhood interaction, e.g. 3 x 3 window, since the instruction takes only two inputs in a
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single instruction.
The concept of cellular neural network (CNN) has been also extensively employed
[9][10][11], in which computation is performed in an analog mode. The CNN concept has been
further extended to CNN universal machine (CNN-UM) architecture to include programming
capabilities [12]. Domínguez-Castro has built a sensor based on this principle and demonstrated
its functionality for image processing applications [13]. However, the operation is not very fast,
usually in the order of microsecond, due to the settling behavior of the analog interaction
between pixels.
Despite all these research activities, no attempt has been made so far to detect higher-
level features such as corners and junctions in a discriminative fashion. Detection of these
features is very important for the purpose of object recognition [14]. Even in the digital
implementation, which has programming flexibility, existing software is too complicated to be
mapped into hardware implementations. With final hardware implementation in mind, we have
developed an efficient feature detection algorithm that is partly inspired by biology [15]. The
algorithm first decomposes an input image into four orientations and performs an iterative
computation resulting in the detection of corners, three types of junctions (T-, X-, Y-type), and
linestops. Each operation is carried out based on template matching.
The paper presents the hardware implementation of the above algorithm. Template
matching is mapped onto configurable hardware by an analog current-mode operation. An
operation can be iteratively executed as many times as required according to an external digital
control. Thus, the proposed sensor is a simplified form of a CNN-UM architecture, optimized
for high-speed operation.
A key aspect of the design of current-mode circuits is the transistor mismatch. We will
present a systematic procedure to determine design parameters including transistor dimensions
and currents. Limited information is available in the literature for the design procedure based on
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transistor mismatch. In a paper dealing with transistor mismatch [16], Lakshmikumar et al.
have presented a method for determining the required accuracy for current sources in order to
satisfy a specific yield. A procedure for the determination of sensor’s design parameters for the
required accuracy is presented in this paper.
The paper is organized as follows. Section 2 describes the overall design of the sensor,
including a brief discussion of the algorithm. Section 3 presents the design procedure based on
transistor mismatch analysis. Section 4 explains the details of the implementation, focusing on
mechanisms to improve the speed. The experimental results are given in section 5, followed by
a discussion and conclusion.
2 Overall sensor design
2.1 Algorithm
Fig. 1 shows the processing flow of the feature detection algorithm for a letter ‘A’ [15].
The image is decomposed into four orientation planes. Then a series of operations are
performed for each orientation plane. The results of processing in each orientation plane are
combined to generate the final five features (T-, X-, Y- type junctions, true corners, and true
linestops). All these operations are carried out by template matching in a 3 x 3 window by using
a set of weights specific for each operation:
∑∑
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where )(nxij is the binary status of the pixel at the position (i,j) at a discrete instant n, ijr is the
element of the template, f is the function to generate a binary output with the threshold I given
in the form below:
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As discussed in Ref [15] the template matching can be implemented as a convolution, using
current distribution and summation, where the convolution kernel (distribution pattern) is the
flipped version of the template.
2.2 Chip overall architecture
Fig. 2 shows the chip architecture of the proposed sensor. The sensor consists of an
array of pixels and peripheral circuitry. Each pixel further consists of a photosensor and a
processing circuit. The pixel is connected to its eight neighbors to perform the operations
described above. The peripheral circuit controls the sequence of operations and scanning of the
sensor. Signal lines runs both horizontally and vertically to distributed control signals to each
pixel and transfer the signal from each pixel to the output.
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Fig. 1 Overall processing flow of the feature detection algorithm. The detected features are: JCT-T (T-
type junction), JCT-X (X-type junction), JCT-Y (Y-type junction), trueC (corners), and trueLS (linestops),
shown in a bold rectangle (Adapted from Ref. [15])
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2.3 Chip pixel architecture
The conceptual architecture of the pixel circuit is shown in Fig. 3. The sensor consists of
a phototransduction (shown on the right-hand side) and a processing circuit. In the
phototransduction stage, the output current of the phototransistor Iph is compared to a threshold
current Ith1 to produce a binary output Vph, which is transferred to the memory when signal
photo is set to logic High.
The processing circuit is constructed in a mixed-mode fashion in the sense that the
internal operation is performed in the analog domain while the control of the operation is
performed in the digital domain. The circuit consists of the memory and the convolution unit
with programmable kernels (distribution pattern). The basic function of this circuit is to
distribute a current to 3 x 3 neighborhood pixels if the memory content is logic High. The
distribution pattern is specified by setting switches along the connection path to neighbors,
which are not shown in Fig. 3. The currents from neighboring pixels, in turn, are summed to
generate Isum and compared with Ith2 to generate a binary output Vo. This binary voltage is then
transferred to the memory by a two-phase clock (φ1 and φ2) and a parasitic capacitor.
A typical processing sequence is as follows. Signal photo is set to logic High to store
the result of phototransduction Vph into the memory. Next, the signal photo is set to a logic Low
signal lines 1
si
g
na
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e
s
2
photosensor
processing
circuit
control signals
data output
peripheral circuitry
pixel
Fig. 2 Chip overall architecture.
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to start a series of operations. Different kernels and threshold values are specified for each
operation to perform various types of processing functions.
2.4 Processing circuit
The complete schematic of the processing circuit is shown in Fig. 4, which is a detailed
representation of the conceptual architecture shown in Fig. 3. Note that there are six memories.
Four of them (Ma, Mb, Mc, Md) are used to store the image in four orientation planes while the
other two memories are used as working memories. Associated with each memory are six
reference current sources, whose amount is determined by the bias voltage Vref. A set of signals
(a1, b1, c1, d1, x1, y1) determines which memory will be accessed. When one of these signals
is on, and the corresponding memory stores a logic High, and signal RE is logic High , the
reference current Iref will pull down the voltage of node Nc, resulting in current spreading to the
neighboring pixels.
Iphφ2
φ1
Va
Ma
IS
IEIW
ISum
Ith2
IN
φ1
Vth2
VoIref
light
Ith1
photo
photo
Vph
Vth1
Vref
Fig. 3 Conceptual architecture of the pixel circuit
Photosensor
Processing stage
Memory
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The current distribution pattern is determined by the convolution kernel, which is controlled by
a set of switches (C, N1, N2, NE1, NE1, … , NW1, NW2). Note that switch C controls the
presence/absence of an additional current to the central pixel, indicating that the center value of
the kernel is set to either one or two. A set of eight switches (N1, NE1, … , NW1), each
corresponding to eight neighbors, determines the outward (additive) current flow through the
PMOS transistors. Another set of eight switches (N2, NE2, … , NW2) determines the inward
current (subtractive) flow through the NMOS transistors. Only one of the two switches is
allowed to be ON at one time, i.e., both N1 and N2 cannot be logic High at the same time. Thus,
the convolution kernel except the center pixel can take a value of 1, 0, or –1.
While the current is distributed to neighboring pixels, the currents generated at
neighboring pixels are accumulated on a thresholding node Nc. The accumulated current Isum is
compared to the threshold current Ith, specified by signals Vth1 and Vth2. With these switches set
Fig. 4 Schematic of the processing circuit.
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to logic Low, the threshold current is 0.5Iref. It can be increased to 1.5Iref or 2.5Iref depending on
the setting of these switches.
Fig. 5 shows the clock pattern and the timing diagram of the sensor operation. Node
voltage V0, which is the result of current comparison, is transferred to the parasitic capacitor at
the output of the inverter when clock φ1 is logic High for temporal information storage. The
stored charge is then transferred to the memory by setting φ2 to logic High. Then by bringing
down φ2 and raising φ1, the information is secured in the memory. This processing initiates a
new operation cycle since control signals are already set to logic High or Low before φ1 goes
High. The operation can be repeated as many times as needed.
3 Design procedure
A procedure to design the channel length and width, and the amount of the reference
Fig. 5 Timing diagram. CLK: fundamental clock to generate necessary clocks; control signals: 30-bit
signals shown in Fig. 4 (C, N1, N2, NE1, NE2, E1, E2, SE1, SE2, S1, S2, SW1, SW2, W1, W2, NW1,
NW2, a1, b1, c1, d1, x1, x2, y1, y1n, y2, y2 , Vth1, Vth2, RE).
φ1
φ2
CLK
control
signals
(30bit)
Secure the memory content
Perform operation (template matching)
based on the memory content
Write the result into intermediate node
Transfer data from
intermediate node to memory
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current is given below to satisfy a given requirement for accuracy and speed. The specification
for the present sensor has been defined as the operational clock frequency larger than 5 MHz
and the error rate smaller than 0.1 %.
3.1 Formulation of the current variation
The analysis starts from the following basic relationship:
( ) ( )2ox2
2
)/(C
2 TGSTGS
VV
LW
VVI −=−=
µβ
(3) 
where I is the drain current, VGS is the gate-source voltage, VT is the threshold voltage of a
transistor, β is a current factor, µ is the carrier mobility, Cox is the oxide capacitance per unit
area, W and L is the transistor width and length, respectively. For a set of transistors that are
biased with a constatn gate voltage VGS, the variance of I is expressed as a function of β and
VT . One can easily prove that
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in which ,I β , and TV are the mean value of I β , and TV , respectively.
The variance of β and VT are known to be inversely proportional to the transistor area
[17]:
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where
TV
A and βA are mismatch proportionality constants for VT and β , respectively, W and L
represent the width and length of the transistor channel, respectively. Substituting equations (5)
and (6) into (4) yields
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For reported values
TV
A and βA , the effect of the second term is much larger than the first term
unless the transistor is too heavily biased. Hence, by dropping the first term, the above equation
is simplified as
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Using the relationship in equation (3), the following formula is obtained:
ref
oxV
ref
I
ref
IL
CA
I
LIs T
2
22
2
2
),(
µσ
=







= , (9) 
in which s2 is defined as the relative variance of the current when its amount is equal to Iref . It
should be noted that the relative current variation is inversely proportional to L2 and is
independent of W. σI can be also explicitly expressed as a function of Iref and L for a more
general case in which the current is mIref and the channel length is bL,
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The variation of the current for a set of multiple current mirror circuits is analyzed next.
When VGS is treated as a random variable as well as 1TV in equation (3), the following formula
is obtained (effect of β is neglected):
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The gate voltage VGS is expressed as
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1
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VV TGS += . (12)
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The above formula can be used to obtain
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By substituting equation (14) into (11), we get
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Since refIII == 21 , TTT VVV == 21 , and the second and the third terms on the right-hand
side is equal to 2s , equation (15) can be written as
2222 2
12 refII
Is+=σσ . (16)
Note that the current mirror operation increases the variance of the current by 2s2Iref
2. When the
current is mIref and the channel length is bL, the above formula is more generally represented as
22
2
22 2
12 refII
Is
b
m
+=σσ (17)
3.2 Formulation of accuracy requirement
Based on the formulations obtained above equations (10) and (17), the relationship
between the design parameters and the accuracy of the operation is given below for the
detection of o45 line segments. This is the most difficult operation in the feature detection
algorithm because the number of neighbors used in the computation is larger than other
operations. The template consists of three 1's at the right diagonal position, three –1’s at the
upper triangle or the lower triangle, and three 0’s at the other side of triangle [15]. When the
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current output of I5 is larger than the threshold current of Ith=1.5Iref , the local orientation is
determined to be o45 .
Fig. 6 explains the analysis procedure for the variation of the current. Each current-
mirroring operation increases the variance of the current by 222 refIs , which results in the
variance of 223 refIs from current-sourcing PMOS transistors and the variance of
225 refIs from
current-sinking NMOS transistors (Fig. 6 (a)). The variance of the threshold current is
calculated as ))8/1((8/9 222 sss += (Fig. 6 (b)). Note that the variance of the current whose
amount is 2/refI equals to
22)8/1( refIs by setting 2,2/1 == bm in equation (10). When the
pixel is categorized as o45 by the presence of three 1’s and one –1 as shown in Fig. 6 (c),
Fig. 6 Schematic explaining the analysis of the current variation for the o45 orientation detection
operation. (a) the current mirror circuit, (b) the thresholding circuit. The variance for each current is
shown in parenthesis. (c) image pattern for producing the current amount of 2Iref, (d) image pattern for
producing the current amount of Iref. The variance is also given for each of them.
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refIs
Vref LW /
LW / LW /
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refI refI refI
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corresponding to the output current of 2Iref, the variance of current Isum (represented in Fig. 4) is
)533(14 222 sss +×= . When the pixel is not categorized as o45 by the presence of three 1’s
and two –1’s as shown in Fig. 6 (d), corresponding to the output current of Iref, the variance of
current Isum is )5233(19
222 sss ×+×= .
For further analysis, a Gaussian distribution is assumed for each random variable.
Hence, the summation current Isum (in the case of 2Iref and Iref) and the thresholding current
(1.5Iref ) are represented as
),14,2()( 222 refref IsINxp = (18)
)19,()( 221 refref IsINxp = , (19)
and
),8/9,5.1()( 225.1 refref IsINxp = (20)
respectively, where ),( 2σmN is the Gaussian distribution function with a mean value m and a
variance σ2. The distributions for different values of s (s=0.03 and s=0.05) are graphically
shown in Fig. 7 where the x-axis is scaled to Iref . For s=0.03, which is shown on the left-hand
side, the probability distribution is not very broad and almost no overlap exists between p1(x)
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2
2 sNp =
))8/9(,5.1( 25.1 sNp =
Fig. 7 Probability distribution function of the summation current and the threshold current for different
relative current variations (left: s=0.03; right: s=0.05).
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and p1.5(x), and between p2(x) and p1.5(x), On the other hand, for s=0.05, which is shown on the
right-hand side, the distribution is broader, resulting in a considerable overlap between p1(x) and
p1.5(x), and the overlap between p2(x) and p1.5(x).
The generation of these overlap regions indicates a classification error. Table. 1 shows
the error rate broken down in two components resulting from overlap of the two right curves
(pright) and from the overlap of the two left curves (pleft), as estimated by Monte-Carlo
simulations for different relative current variations. As expected, the error rate is lower for
smaller values of s. The error occurrence on the left-hand side is higher than that on the right-
hand because the distribution p1(x) has broader distribution than p2(x). The data in the table
indicates that for an error rate to be smaller than 0.1%, s should be smaller than 0.03. The
selected value of s can be obtained by various combinations of the reference current Iref and the
channel length L for a given parameter of µCox and
TV
A . The HP 0.5 µm technology provided
by MOSIS, which is chosen for the fabrication of the feature detection sensor, has typical values
for oxCµ of 104 [µA/V
2] and 35 [µA/V2] for the NMOS and PMOS, respectively. The
proportionality constant
TV
A is estimated as 15 [mVµm] for both NMOS and PMOS transistors
based on the previously published values listed in Ref. [18].
Table.1 Error rate (%) for o45 orientation detection as a function of the relative current
variation.
s 0.03 0.04 0.05 0.06
pright 0.00 0.07 0.50 1.59
pleft 0.01 0.27 1.29 3.19
16
3.3 Formulation of the operational speed requirement
In addition to accuracy, the operational speed is another important specification for the sensor
circuits. The response is largely determined by charging and discharging of the capacitance
associated with the gate of the current mirror transistors as is schematically shown in Fig. 8.
The capacitance drawn as a dashed line represents the parasitic capacitance connected to that
node, which consists of the gate and drain capacitance of M1 and the gate capacitance of M2.
Analysis of the circuit of Fig. 8 gives the rise time tr and fall time tf as
α
α
β −
+
=
1
1
ln
2 ref
r
I
C
t (21)
and
ε
ε
β
)1(2
2
−
=
ref
f
I
C
t , (22)
where tr is defined as the time required for the current to rise to I1=α Iref , and tf is defined as the
SW
V
I
tr tf
Iref
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C
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V
Itr
Icap I
Vref
V1
V2
M1 M2
Iref
Fig. 8 Schematic for explaining the charging and discharging of the capacitance associated with the gate.
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time required for the current to decrease to I2=εIref. Both equations (21) and (22) have the
following term in common:
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= , (23)
which demonstrates the effect of the design parameters on the rise time and the fall time. Larger
values of W and L contribute to larger values of the rise time and the fall time. Smaller values
of W are preferable for faster operation. However, L should be chosen carefully since smaller
values of L lead to lower accuracy (see equation (9)). The speed requirement is specified using
the fall time since the fall time is larger than the rise time when α =0.95 and ε=0.05,
conventionally used values for the rise time and the fall time.
3.4 Determination of the design parameters
The relationship between the reference current and the channel length to satisfy various
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Fig. 9 Relationship between the channel length and the reference current to satisfy requirements for
accuracy and speed. The left graph and the right graph represent the relationship for PMOS current
mirrors and NMOS current mirrors, respectively. The three solid lines represent the relationship
between L and Iref to achieve accuracy given by the value of s. The three dotted lines represent the
relationship to achieve a speed specified by the fall time.
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accuracy and speed requirements is plotted in Fig. 9. The channel width is chosen to be 1.5 µm
instead of the minimum dimension of 0.9 µm for the 0.5 µm technology. The minimum width
is avoided since the current sinking NMOS transistor operates close to the edge of the saturation
region. It is clear from the graph in Fig. 9 that for higher accuracy, larger values of L and Iref are
required which corresponds to the top right region in the graph. On the other hand, to achieve
faster speed, larger values of Iref and smaller values of W and L are required, which corresponds
to the bottom right region in the graph. It should be noted that larger values of W shifts these
dashed lines downward, demanding even smaller values of L to achieve the same speed. To
satisfy the specification of accuracy (s < 0.03) and speed (tf < 10 nsec), the channel length and
the reference current should be in the shaded region.
In the present design, the current level was chosen as 4 µA to satisfy both speed and
accuracy requirements without consuming too much power. For the current amount of 4 µA,
the channel length for the NMOS and PMOS transistors are chosen as 3.7 µm and 2.2µm,
respectively, to satisfy the accuracy requirement (shown as closed circles on the graphs).
4 Implementation
4.1 Mechanisms for high speed operation
It is clear from the circuit shown in Fig. 4 that the operational speed is mainly determined
by the time required for charging and discharging node Nc, which has a large capacitance due to
many PMOS gates connected to this node. In order to decrease the time for the charging and
discharging of this node, two additional circuits have been implemented as shown in Fig. 10.
The first circuit shown in the lightly shaded block keeps the critical node voltage around 1.6 V, 
corresponding to Iref = 4 µA. This is achieved by the discharging of node Nc during phase φ2 by
the current Iref through switch M4. To further accelerate the process of discharging, an
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additional current of 2Iref is used until the current Ic reaches 0.75Iref ( = 3 µA). This process of
conditional discharging is controlled by properly turning transistor M6 on or off: M6 is turned on
when Ic is smaller than 0.75Iref ( compV is High) and turned off when Ic is larger than 0.75Iref
( compV is Low).
The action explained above keeps the node voltage Vc around 1.6 V, and puts transistor
M1 in the “ready” state for starting current distribution. If the content of the memory specified
for the operation is logic High, the voltage Vc does not have to change and the current
distribution immediately occurs when φ2 goes Low and the switches in the distribution path get
turned on. However, if the content of the memory is logic Low, transistor M1 has to be quickly
turned off so that current distribution does not happen. The previously explained current
comparison scheme for conditional discharging works also for this purpose. As the node
voltage Vc goes up, the current Ic decreases, slowing down the process of turning transistor M1
off. When the current IC becomes smaller than 0.75Iref (=3 µA), the voltage at the comparison
node is brought down (Vcomp: Low), which turns PMOS transistor M10 on. This action connects
node Nc to VDD, since M11 is turned on during the operation phase (φ2 is low), leading to the
quick voltage rise at Nc, which turns off transistor M1. The same action takes place for turning
off transistor M12, which controls the voltage of transistors for generating the current sinks.
Transistor M13 is turned on when Ic becomes smaller than 0.75Iref to quickly discharge the gate
of transistor M12.
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The second mechanism to improve the speed is shown in the darkly shaded block in Fig.
10. This circuit is a simple self-feedback inverter with two switches to keep the voltage at the
thresholding node constant. The inverter is designed to have a switching voltage of 1.15V. The
voltage is one half of 2.3V, which appears at the output of an NMOS switch after transfer of
logic High (=VDD) signal. The voltage is kept constant during φ2 phase and an extended time
period by an additional control signal φ2d, which is a delayed version of φ2. By this mechanism,
the initial voltage from which the voltage starts changing can always be set to 1.15 V. Even a
small change in the voltage drives the next inverter INV1 to either logic High or Low to achieve
high-speed operation.
φ2INV4
Ith
IN INE INW
Iref
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Vc
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φ2d
Fig. 10 Pixel circuit incorporating two mechanisms for high-speed operation.
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The additional duration control by signal φ2d, which is a delayed version of the signal φ2,
is to ensure that the state of all transistors sourcing a current towards the thresholding node or
those sinking a current from the thresholding node are completely settled at the end of φ2d. This
indicates that the result of the current comparison is immediately reflected as the change of the
voltage of the thresholding node. Fig. 11 shows the simulation result with the modified circuit at
the frequency of 10 MHz. The delay between φ2d and φ2 was chosen as 30 nsec, which is the
required time for transistor M1 to be turned off completely. All the operations are executed
correctly. The node voltage at the thresholding node Vo is kept at 1.15 V until φ2d gets low.
Immediately after φ2d goes low, the voltage Vo starts decreasing for op1, op2, and op3
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Fig. 11 Simulation results at the clock frequency of 10 MHz using the circuit shown in Fig. 10 with
the delay between φ2d and φ2 set to 30 nsec. The voltages and the current shown on the right represent
those at pixel (1,2) (below the center pixel) for the line completion operation consisting of three steps
(op1: line elongation; op2: linestop detection; op3: removal of the linestops). The operation result is
indicated by the voltage sampled at the time point specified by downward arrows .
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operations to produce the correct output.
4.2 Control Circuits
Fig. 12 shows the schematic of a timing control circuit. The inputs for the circuit are a
master clock (CLK) and 30-bit control signals (CS). The circuit generates two non-overlapping
clocks (φ1 and φ2). φ2d is then generated by introducing some delay for φ2. The amount of delay
is externally controlled by setting the number of inverters φ1 has to go through. The control
signals CS, whose status changes when CLK rises, are gated with
d22
φφ to produce truncated
control signals (CS1). The new control signals CS1 are generated so that: (1) the onset of the
signals CS1 is synchronized with the time when the operation phase is initiated (φ2 goes Low),
(2) when the processing result stored at the intermediate node is transferred to the memory (φ1
goes Low φ1 goes High), the control signal is still maintained (until φ2d goes High).
4.3 Layout and Fabrication
Fig. 13 (a) shows the layout of the pixel. Care was taken to make the pixel shape
CLK
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phase
clock
generator
φ1
φ2 Delay
module
φ2d
CS
control
signals
(30 bits)
φ2 φ2d
CS1
Timing adjusted
control signals
(30 bits)
AND
array
PE
array
Fig. 12 Schematic of the timing control circuit.
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square-like to have an equal number of pixels in both x- and y- directions on the chip. The pixel
size measures 154.5 µm × 153.3 µm. The phototransistor, which is implemented at the top left
corner of the pixel, measures 99.6 µm × 29.7 µm (base area) and accounts for 12.5% of the
entire pixel area. The transistor accounts for 32.4 % of the pixel area. The rest of the pixel,
which consumes more than half the entire area, was used for the common signal lines, which
were laid out both horizontally and vertically. The first and the second metal layers were used
for signal lines while the third metal was used for shielding the circuit from light illumination.
An array of 16 × 16 pixels were placed on a chip area of 3.2 mm × 3.2mm. Fig. 13 (b)
shows the layout of the entire chip. Based on this layout, the sensor was fabricaed using HP
0.5 µm technology through MOSIS.
5 Experimental Results
The fabricated sensor was mounted on a test board. Various images were projected on the
sensor through a lens. An additional light source was used to clearly produce the binary image.
phototransistor
processing circuit
(current distribution
+ thresholding)
memory
signal lines
(a) (b)
Fig. 13 Layout of the chip. (a) pixel layout (154.5µm x 153.3µm) (b) entire chip (3.2mm x 3.2mm).
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The power supply voltage of 4V was used for experiments.
5.1 Mismatch measurement
The degree of transistor mismatch was estimated by measuring the current output (IC in
Fig. 4) from the entire pixels, which should be ideally equal to the reference current Iref.
However, the output varies from pixel to pixel due to transistor mismatch. The measurement
was performed for different values of Iref, i.e., 0.5 µA, 1 µA, 2 µA, 4 µA, and 8 µA. For each
measurement, the mean and the variance of the 256 output currents were calculated. Based on
the measurement result, the relative variation of the output current was plotted as a function of
the reference current Iref, which is shown in Fig. 14. The measurement result demonstrates that
the relative current variation decreases as the reference current becomes larger. This behavior is
nicely fit by the following equation:
refref
I
II
C
00235.0
2
=






σ
. (24)
Since IC is obtained as a result of PMOS current mirroring, its variance is represented as
222 3 refI IsC =σ (25)
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Fig. 14 Relative variation of the current as a function of the reference current.
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Substituting equation (25) into (24) yields
refI
s
00235.0
3 2 = . (26)
Expressing s in terms of design parameters (equation (9)) gives
refref
oxV
IIL
CA
T 00235.023
2
2
=
µ
. (27)
By substituting numerical values for parameters refox ILC ,,µ , the above equation can be
solved for
TV
A as
0.7=
TV
A [mVµm]. (28)
This value is almost one half of the value assumed in the simulation (15 mVµm).
However, the assumed value was a rather conservative estimate, and the measured value of
0.7=
TV
A [mVµm] agrees well with the reported result extrapolated toward smaller feature
sizes [19]. As a result of this rather conservative estimate for
TV
A , the error rate should be lower
than expected.
5.2 Speed measurements
The maximum operating frequency was investigated as a function of the reference
current and the internal delay between φ2d and φ2. For this purpose, line stop detection operation
was applied for an image that consists of a set of line segments whose length are two. If the
operation is performed without error, these two pixels are both detected as linestops. The
maximum operating frequency is defined as the frequency below which no detection error
occurs (error rate of 0 %). Instead of finding a maximum operating frequency, a minimum
required current for a given frequency, which can be set only to certain discrete values with a
maximum of 5 MHz, is determined. The experiment was carried out for different settings of
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internal delay between φ2 and φ2d.
The obtained relationship between the maximum operating frequency and the reference
current for different settings of internal delay is shown in Fig. 15. It is obvious from the graph
that the maximum frequency almost linearly increases as a function of the reference current.
The maximum frequency also increases as the delay of φ2d increases. It should be noted that the
degree of improvement of the speed becomes less and less as the delay increases, and seems to
be reaching the point close to saturation when the delay is 35.4 ns. This is the time required for
the sourcing and sinking currents to become almost zero, which is close to the estimate of 30
nsec obtained in the simulation. No further improvement in the operational speed would be
expected for larger delays. From this experiment, it is concluded that a frequency of 5 MHz is
obtained under the following conditions: VDD = 4 V, Iref = 4.5 µA, the delay between φ2 and φ2d
set to 35.4 nsec.
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Fig. 15 Maximum operating frequency as a function of the reference current for different settings of
internal delay between φ2 and φ2d.
27
5.3 Responses to letter images
Fig. 16 shows detected features by the sensor for five letter images under the condition
described above. The images shown in the bottom row are reconstructed by superimposing each
feature at the detected position on the thinned image. All the important features were detected in
a discriminative fashion. These experimental results were completely identical to the result
obtained by running a simulation for a digitized image.
In certain cases the sensor produces unexpected results. For example, for the slanted
letter "R", two pixels are detected as linestops instead of corners. This is because the o45 line
segment constituting the loop is removed by the EIP (Elimination of Isolated Points) operation
due to its length being two pixels. This type of removal of short line segments also explains
why only seven corners are detected instead of eight for the letter “O” and the unexpected
linestops along the stroke for the letter “S”. This issue originates from the low resolution of the
sensor: an array of 1616 × is not large enough for some letters to apply the present feature
detection algorithm. Hence, the problem would be easily solved if the larger number of pixels
were used in future.
trueLS
JC T-T & trueC
JC T-X
JC T-Y
Fig. 16 Sensor responses to various letter images. For an input image shown on the top row, a set of
features is obtained as shown in the bottom row. These features are superimposed on the thinned image.
The center of a closed rectangle indicates the position of the detected feature.
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Table 2 shows the execution time for each operation used for the detection of the
following four features: JCT-T, JCT-X, totalC (union of trueC and JCT-Y), and trueLS. This is
because the current implementation of six memories does not allow the computation of the five
features in one sequence of operations. The number of steps required for each operation is
converted to the execution time by multiplying 200 ns/operation for the operational frequency
of 5 MHz. The thinning operation is performed twice although in reality it depends on the
original thickness of the line. Some operations were implemented by combinations of other
(basic) operations (AND2MabcdToMx, ORMabcdToMy), which resulted in extra processing
time. The total execution time to perform over 270 individual processing steps is about 50 µs,
Table 2. Execution time required for each operation. The result of each processing is shown
as Xi in Fig. 1. The processing time is calculated for the operation of 5 MHz.
order operation resultant image no. of steps time (µsec)
1 binarize X0 1 0.2
2 thinning (1 cycle) 24 4.8
3 thinning (1 cycle) X1 24 4.8
4 OD X2a, X2b, X2c, X2d, 25 5
5 LC X3a, X3b, X3c, X3d 26 5.2
6 EIP X4a, X4b, X4c, X4d 20 4
7 LI X5a, X5b, X5c, X5d 8 1.6
8 EIP X6a, X6b, X6c, X6d 20 4
9 LT 2 0.4
10 LE 4 0.8
11 LT X7a, X7b, X7c, X7d 2 0.4
12 AND2MabcdToMx X10 29 5.8
13 LSD X8a, X8b, X8c, X8d 4 0.8
14 ORMabcdToMy 8 1.6
15 ORMxyToMy X13 1 0.2
16 rectangleMy 4 0.8
17 shrinkMy 4 0.8
18 connectMy 12 2.4
19 rectangleMy 4 0.8
20 rectangleMy X14 4 0.8
21 shrinkMy X15 4 0.8
22 LSD1 X9a, X9b, X9c, X9d 8 1.6
23 ORMabcdToMy X16 8 1.6
24 AND2MabcdToMabcd X17 1 0.2
25 rectangleMx X11 4 0.8
26 shrinkMx X12 4 0.8
27 feature_calc X18, X19, X20, X21, X22 16 3.2
total 271 54.2
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which is short considering the complexity of the operations involved. By increasing the
functionality of the memory the above-mentioned operations could be performed also in a
single step, further reducing the overall processing time.
6 Discussion
The fabricated feature detection sensor operated successfully at high speed. The sensor
has considerably more computational power than the one obtained by the sensor architecture
using a single conventional signal processor. Suppose that the processor operates at the clock
frequency of 1 GHz and that each arithmetic computation requires 1 ns. Also, suppose that the
weighted sum is computed in one clock cycle. These assumptions lead to the computation time
for template matching for 33 × neighbors of 9 ns, which further lead to the total computation
time of 29N ns for a pixel array of size NN × . If N is equal to 16, which is the size of the
present sensor, the computation time is 2.3 µs. This is ten times larger than the operational
speed of 200 ns obtained from the sensor described in the paper. The high speed of the present
sensor comes from the parallel computing of the processing elements at each pixel. The speed
advantage of the sensor scales as N2 since the time required for single processor architecture is
proportional to 2N , while that required for the present sensor is independent of N.
Table 3 summarizes the specifications of the sensor. Since the sensor is a prototype to
demonstrate the principle of on-chip feature detection, the pixel size is still large and the
performance can be further improved by several modifications. First, the channel length can be
made shorter since the experimentally derived value of
TV
A is about a half of the value used in
the present design. The reduction of L leads to the reduced size of the pixel and faster operation.
Second, the communication between pixels may be simplified. For example, Instead of directly
distributing a current to diagonal neighbors, it may be possible to distribute a current to the
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horizontal neighbors and these neighbors further distribute the current toward its vertical
neighbors. Such a scheme would significantly simplify the wiring for connecting neighboring
pixels and hence reduce the pixel area. Third, use of technology of smaller feature sizes enables
higher pixel densities in future versions. If the 0.25 µm technology is used, the pixel size would
reduce to about 80 µm × 80 µm, enabling an array of 128 x 128 pixels in a chip area of 10 mm
x 10 mm. This is a practically useful resolution and is technically feasible to implement. With
these modifications, the feature detection sensor may become practical for high speed feature
detection applications.
7 Conclusion
The paper describes the design and implementation of a new type of VLSI computational
sensor. The sensor consists of an array of 1616 × processing elements, each measuring 150 µm
× 150 µm in a chip area of 3.2 mm × 3.2 mm. The sensor detects important image features
including corners, three types of junctions (T-type, X-type, Y-type), and linestops for a binary
image in a discriminative fashion. To realize fast operation while keeping accuracy, a design
procedure based on transistor mismatch has been proposed and successfully employed. Since
these features are detected on-chip in about 50 µsec, the sensor can be used for various types of
applications requiring high speed feature extraction.
Table 3. Specifications of the prototype chip.
technology HP 0.5 µm CMOS
chip area 3.2 mm × 3.2 mm
pixel size 16 × 16
pixel area 154.5 µm × 153.3 µm
number of transistors 147 / pixel
max operating freq.* 5 MHz
fill factor (photosensor) 12.5 %
( *measured for VDD = 4 V and Iref = 4.5 µA)
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